Ingénieur Design Asic H/F
ELSYS DESIGN has an opening for an Ingénieur Design Asic H/F in Vallauris-Antibes-Ouest, Grasse, France. The listing describes it as a full-time position.
DGJ summary of this job
Our own short read of this listing, built only from the facts it gives. The employer’s original text follows further down.
ELSYS DESIGN has an opening for an Ingénieur Design Asic H/F in Vallauris-Antibes-Ouest, Grasse, France. The listing describes it as a full-time position.
Pay stated in the listing: €30,000 - €40,000 per year.
Visa sponsorship is not mentioned. Applicants from outside France should check the official work permit route before applying.
Dev Global Jobs found this job on Adzuna on Nov 10, 2026.
- Employer
- ELSYS DESIGN
- Location
- Vallauris-Antibes-Ouest, Grasse, France
- Job type
- Full-time
- Pay
- €30,000 - €40,000 per year
- Found
- Nov 10, 2026 on Adzuna
- Employer text
- 79 words, about 1 min to read
- Apply only on the official page (adzuna.fr). Dev Global Jobs is not the employer and never asks for a fee.
- The employer’s text is short; open the official page for the full details before you apply.
- Build or check your CV with the free DGJ CV Builder.
DGJ Insight
Our own data about this role and place, from official statistics and our live job index.
This job's listed pay is 21% below the benchmark.
Source: OECD Average annual wages, 2025
- Talent Passport: Qualified employees, researchers, artists, investors; multi-year permit
- Employee (salarié) visa: Employer work authorisation from the labour office
- Temporary worker visa: Contracts under 12 months
About the role
Full text from the employer, as published on Adzuna, arranged into sections. Nothing added or removed.
Description du poste: La mission consiste à prendre en charge le design d'un ou plusieurs blocs d'un circuit de traitement video : Les principaux objectifs du poste sont : - Participer à la définition de la micro-architecture - Rédiger les spécifications fonctionnelles de sous-ensembles du circuit - Implémenter la description RTL de ces blocs (VHDL voire SystemVerilog) - Assurer une bonne intégration au niveau top level - Suivi de la vérification fonctionnelle (Debug et correction) - Suivi et c…
This is a short excerpt. Read the full ad at the source (Adzuna)
Ask CSI about this job
Answers link to jobs and tools on Dev Global Jobs.
Review Dev Global Jobs
Used this site to find a job? Tell other job seekers what worked and what did not.